Skip to main content
Communities & Collections
All of DSpace
Statistics
English
العربية
বাংলা
Català
Čeština
Deutsch
Ελληνικά
Español
Suomi
Français
Gàidhlig
हिंदी
Magyar
Italiano
Қазақ
Latviešu
Nederlands
Polski
Português
Português do Brasil
Srpski (lat)
Српски
Svenska
Türkçe
Yкраї́нська
Tiếng Việt
Log In
Log in
New user? Click here to register.
Have you forgotten your password?
Home
科技與工程學院
電機工程學系
學位論文
學位論文
Permanent URI for this collection
http://rportal.lib.ntnu.edu.tw/handle/20.500.12235/73890
Browse
Search
By Issue Date
By Author
By Title
By Subject
By Subject Category
Search
By Issue Date
By Author
By Title
By Subject
By Subject Category
1 results
Back to results
Filters
Author
search.filters.author.Huang, Guo-Lun
1
search.filters.author.黃國倫
Subject
search.filters.subject.靜電放電
1
search.filters.subject.Electrostatic discharge (ESD)
1
search.filters.subject.low-noise amplifier (LNA)
1
search.filters.subject.stacked diodes with embedded silicon-controlled rectifier (SDeSCR)
1
search.filters.subject.vertical NPN (VNPN)
1
search.filters.subject.低雜訊放大器
Show more
Search subject
Submit
Browse subject tree
Date
Start
End
Submit
2018
1
Has files
1
No
Reset filters
Settings
Sort By
Accessioned Date Descending
Most Relevant
Title Ascending
Date Issued Descending
Results per page
1
5
10
20
40
60
80
100
Search
Author: search.filters.author.Huang, Guo-Lun
×
Subject: search.filters.subject.靜電放電
×
Search Tools
Search Results
Now showing
1 - 1 of 1
No Thumbnail Available
Item
極低寄生電容之靜電放電防護設計
(
2018
)
黃國倫
;
Huang, Guo-Lun
Show more
本篇論文研究主軸為極低寄生電容之全晶片靜電放電防護設計,採用0.18-μm之CMOS以及SiGe BiCMOS製程,並實際搭配所設計的靜電放電防護元件應用至不同頻段的低雜訊放大器。 在CMOS製程設計堆疊式二極體內嵌入式矽控整流器,該元件有小的佈局面積、低寄生電容、以及高耐受度。將堆疊式二極體內嵌入式矽控整流器應用至操作在24-GHz的低雜訊放大器,並驗證全晶片靜電放電防護設計。使用BiCMOS製程設計垂直式NPN元件,降低元件的觸發電壓,並將垂直式NPN元件加在2.4-GHz低雜訊放大器上模擬電路特性。
Show more